

## Advanced Microsystems Radiation Effects R&D at Sandia National Laboratories





PRESENTED BY

Nathan Nowlin



Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.

### Sandia National Laboratories Leads in National Security Solutions Across the Decades and Across Many Mission Areas



- Sandia National Laboratories is a Department of Energy (DOE) laboratory for weapons, energy, non-proliferation, cyber security, anti-terrorism and many other national security missions
- Initially Z-division of Manhattan Project (Non-nuclear Components)

## Our Leadership Stems from a Broad Array of Capabilities and Resources Across Many Disciplines





## 4 SNL's MESA Capability Arises from a Rich Legacy of High Impact Innovation



## <sup>5</sup> MESA Leadership is Enabled through Co-located Production and R&D

#### Hundreds of thousands parts across many products:



#### Co-located R&D and Production



Research & Development Design - Trusted Fabrication Packaging - Radiation Effects Testing Reliability/Qualification - Failure Analysis Product Acceptance 

#### Microsystems Engineering, Science, and Applications (MESA)

## 6 National Security Assets Must Survive Natural Space Radiation Effects...



## 7 And Man-Made Radiation Environments



## Radiation Causes Four Basic Effects in Microelectronics



8



High Dose Rate Effects



Single Event Effects Upset, Transient, Latchup



**Displacement Damage Effects** 

Innovative approaches are required to optimize tradeoffs between radiation hardness and system performance

## Opportunities to Explore and Integrate Hardness Assurance Abound Across the Spectrum of Semiconductor Manufacturing Nodes...

	Tech	TID	SEL	SEU	SET	DD	DR
	SNL A						
ICrea	SNL B						
sing	DOD A						
integ	COM A						
ratic	DOD B						
on de	СОМ В						
nsitv	сом с						
	COM D						
	COM E						

Hard

#### We Serve the Nation by Developing and Maintaining Trusted Radiation 10 Hardened Process Technologies, for Example in Silicon CMOS...



in the harshest of environments

# We Have 100's Years of Experience in Radiation Hardness Assurance at a Wide Variety of Radiation Environment Simulators, for Example...

Little Mountain 958 Flash X-ray
Sandia SPHINX facility
Annular Core Research Reactor
White Sands Fast Burst Reactor
Sandia Ion Beam Laboratory
TAMU Cyclotron

And many others











### 12 Testing in Harsh Radiation Environments is Challenging and Requires Precise and Careful Experimental Design and Execution



Test boards enclosed in a Sandia-designed Low-Noise RF Test Fixture

Test board and support electronics separated by ~50 feet of coaxial cables

- 1 GHz operation possible because of on-chip clock generators and built-in self-test circuitry
- Support electronics included on FPGA evaluation boards and ARM ICE box

Diamond photoconducting detectors (PCDs) and high-speed oscilloscopes for pulse-shape measurements

Thermoluminescent dosimeters (TLDs) to measure total dose





## 13 Innovative Integrated Circuit Design and Specialized Test Structures are Used to Demonstrate Mitigation Strategies and Hardness Assurance



We run a Multi-Project Wafer (MPW) program for the benefit of many partners and customers

# Intimate Access and Deep Technological Understanding Enable Robust Solutions for Radiation Hardened Applications



We routinely study process splits to improve transistor leakage from total ionizing radiation dose

## <sup>15</sup> Clever Circuit Architectures are Necessary to Prevent Single Event Upsets, Challenging Engineering to Maintain Product Performance

Single-event upset hardening approaches include RC delay hardening and design approaches based on either internal redundancy (e.g., DICE latch) or blocking current transients (stacked transistors)







DICE Latch (area penalty)

RC Delay (speed penalty)

## Heavy Ion Data Show that Stacked Transistor Approach Can Be Very Effective for Mitigating Single-Event Upset



Due to large area penalty of stacked transistor approach, other optimizations are under investigation At Sandia, We Have a Unique Mission in Radiation Hardening at the Extremes of the Possible, for Example Demonstrating Dose-Rate Performance in the Most Demanding Environments

SOI substrate



# One Such Recent Discovery Shows CMOS Technology Has Scaled to the Point that it is Now Susceptible to Neutron Displacement Damage...

Neutron displacement damage (nDD) introduces defects in the silicon lattice

- Reduces minority carrier lifetimes  $\rightarrow$  significantly affects minority carrier devices such as bipolar transistors
- Metal-Oxide-Semiconductor (MOS) transistors are majority carrier devices
- Usually not sensitive to nDD
- Complementary MOS (CMOS) technologies are often not tested for nDD

#### Highly Scaled CMOS may become susceptible to nDD

- Silicon feature sizes are now as small as DD clusters
- Silicon channels are very lightly doped (nearly intrinsic) in FinFET and Ultra-Thin-Body SOI technologies
  - Defects will cause larger effect in (new) lightly-doped transistors than in (old) heavily-doped transistors

#### Design mitigations are an area of active research

- Redundancy
- Error Correction Techniques

Atomic level model of 14nm FinFET [Aveyard & Rieger, EMC 2016]



Sandia National Laboratories is a Leading R&D Institution with Compelling Mission Applications

Our Nation Requires a Trusted, Assured, Reliable Supply of Microelectronics and Microsystems Components to Ensure its Security in Energy, Defense, Commerce...

The Advanced Microsystems Radiation Effects Department is the Leader in Technology Development and Radiation Hardness Assurance for the Sandia MESA Capability

•NNSA has committed to the long term support of this capability and the Nation is increasingly turning its focus to ensuring strong on-shore microelectronics capabilities continue to exist

Come help lead our nation in defining the future of microelectronics for national security